数字预失真系统中环路小数时延估计
作者:
作者单位:

作者简介:

通讯作者:

基金项目:

伦理声明:



Loop fractional delay estimation in Digital Predistortion
Author:
Ethical statement:

Affiliation:

Funding:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
    摘要:

    针对数字预失真系统中的环路时延问题,提出一种自适应的小数时延估计算法,可以准确地估计数字预失真系统的环路小数时延,确保数字预失真参数提取的正确性。该算法采用多点平均的方法,消除估算误差对算法性能的影响,从而提高估计算法的精确度和稳定性。仿真结果表明:与以往文献提出的小数时延估计算法相比,提高了小数时延估计的精确度和稳定性,精确度可以达到采样时刻间隔的1.4%。而且,该方法可自适应地更新小数时延,更加容易应用于硬件实现中。

    Abstract:

    A novel fractional delay estimation based on the adaptive algorithm is proposed to estimate the loop fractional delay in order to solve the problem of loop delay in Digital Predistortion(DPD) system. The high accuracy of estimation guarantees the correct extraction of the digital predistortion’s parameters. The proposed algorithm can improve accuracy and robustness of the fractional delay estimation by multi-point average, which eliminates the effect of the estimation error. Simulation results demonstrate the proposed algorithm has higher accuracy and robustness than the state-of-the-art algorithms, in which the accuracy increases to 1.4% of one sampling time period. The proposed algorithm can adaptively update the fractional delay in the system, which is of significance in the hardware implementation.

    参考文献
    相似文献
    引证文献
引用本文

张 祺,周 劼,金数波,蒋鸿宇.数字预失真系统中环路小数时延估计[J].太赫兹科学与电子信息学报,2016,14(1):96~100

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
历史
  • 收稿日期:2014-12-22
  • 最后修改日期:2015-01-11
  • 录用日期:
  • 在线发布日期: 2016-03-09
  • 出版日期: